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Abstract 
> 
This report describes the organization of GENUS, a generic com-
ponent library for high level synthesis. Generic components and 
instances in GENUS are organized into hierarchical classes, with 
the component type stored at the root of the hierarchy, and partic-
ular instances stored at the leaves. This permits a consistent 
representation of generic components which may be used by a 
variety of synthesis and analysis tools. The appendix contains the 
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1. Introduction 
This document describes GENUS 1, a library of generic microarchitectural components 
used by behavioral synthesis systems such as EXTEND [DuGa88] and VSS [LiGa88], under 
development at UC Irvine's CADLAB. The task of behavioral synthesis involves mapping 
the behavior of a design (often described in a language) to a structure composed of com-
ponents which execute this behavior. Generic components from this library form the build-
ing blocks for this structure generated by a behavioral synthesizer. For instance, operations 
in the behavioral description may 'be mapped into instantiations of generic library elements 
which perform the operation, and variables may be mapped to storage elements. 
This report first describes the problem and briefly discusses previous work on com-
ponent modeling by representative behavioral synthesis systems. Next, the organization of 
GENUS is described. Conventions and semantics associated with certain entities within 
GENUS are explained, and access functions for the library are described. Finally, the for-
mat of the GENUS generator input is presented. This input may be used as input to a 
generic component library generator which loads the library into the internal data struc-
tures for use by the synthesis systems. The Appendices contain details of compiler calls and 
generator library definitions. 
During synthesis, a component is instantiated by specifying its parameters which 
define its ports and attributes. Typical parameters include the component's style ( eg. slow 
or fast), functionality ( eg. add and increment for an arithmetic unit), input-output charac-
teristics (ports on the component), size (eg. number of words for a memory), bit-width and 
representation ( eg. two's complement). Hence each generator is a template for a generic 
1genus: a class of objects divided into several subordinate species (From Webster's New Collegiate Dictionary). 
September 28, 1988 GENUS: GENERIC LIBRARY DEFINITION Page 1 
microarchitectural component; depending on the design requirements, components may be 
built from these templates by supplying the necessary parameters. 
After the structural design is synthesized (as a net list of instantiated generic com-
ponents), the design is passed on to the MILO system [VaGa88]. MILO performs microar-
chitectural and logic optimizations on the design and invokes component generators which 
map the generic components to technology-specific components. 
1.1. Advantages of Using Generic C.Omponents 
There are several advantages in maintaining a library of generic components: 
- generic components are functionality generators. 
- it permits a truly "generic" view of structural elements; this makes the task of behavior-
to-structure binding uniform. 
- it permits efficient synthesis by generating the structure for only the functionality desired 
(for example, only the ADD and AND functions for an ALU). 
- details of control encoding for components can be hidden from behavioral synthesis by 
requiring one control line per function; the technology mapper and logic optimizer can per-
form the encoding later. 
- each component has associated functions that return estimates for area, power and delay 
based on the parameters used to invoke a component; this permits feedback of low-level 
information. 
- it hides technology dependence of component implementation. 
- it simplifies retargetting of a design to new libraries. 
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- it is extensible; new component types can be characterized and added to the library. 
- it is general; allows modeling of buses, storage elements, functional units and finite state 
controllers. 
2. Previous Work 
Abstract component characterization is an important task in high level synthesis, since 
these component models determine the "goodness" of a synthesized design. Currently, most 
behavioral synthesis systems use a two level representation for the component data base. 
The parent level describes the components with their attributes and characteristics, while 
the lower level describes instances duplicated from these components, possibly with some 
limited amount of parameterization for the size or bit-width. For instance, an ALU com-
ponent can be instantiated with a specified bit-width, but the functions performed by the 
ALU are fixed. This two-level representation is not powerful enough to handle more gen-
eral types of components which have almost all of their attributes (including functionality) .. 
parameterized. A hierarchical representation, using the notion of of "types", "generators", 
"components" and "instances" introduced in this report, overcomes this problem. 
Quite often, the component data base .is embedded within the synthesis system as part 
of the synthesis code. This makes the task of generic library management cumbersome. 
Since there is no clean separation between the synthesis code and the underlying com-
ponent database, modification of an existing component or addition of a new component 
necessitates rewriting parts of the synthesis code. Furthermore, since the models of these 
components are often tied to a particular technology library, a lot of effort is required to 
retarget the components to a new technology library. What is desired is a clean separation 
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between the synthesis tasks and the components used for synthesis. 
Another problem with existing representations is that they treat "components", 
"wires", "ports", "buses", etc. differently. This limits the kinds of optimizations that can be 
performed by the synthesis tools. For instance, the concept of "unit merging" is similar to 
that of "bus merging", but these tasks are treated differently since "units" and "buses" have 
different rep re sen tations. 
Although components can perform several operations simultaneously, it is a difficult 
task to characterize operational simultaneity in a component for the task of synthesis. 
Since most behavioral languages have the notion of a single assignment operation, mapping 
an operation to a component that performs several operations simultaneously can be messy. 
This requires a many-to-one mapping from the language operators to the structural com-
ponent. In fact, the component may generate outputs for which there are no corresponding 
behavioral variables (the carry-out on an adder, for example). The other problem is the 
representation of costs for simultaneous operations performed by component. A carry-out 
on an adder component is obtained for no cost when the adder is explicitly performing an 
"add" operation in the language. However, if only the carry-out is required (without the 
sum), the cost of this operation is now that of the addition. Hence we need the notion of 
"operation classes" which is introduced in this report. Operation classes permit the 
representation of simultaneous operations and combined costs for synthesis. 
Finally, many behavioral systems do not have explicit behavioral models for com-
ponents in the data base. This is essential if the user wishes to perform simulation to verify 
the correctness of a structural design. 
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3. GENUS System Overview 
The structure of GENUS is hierarchical. This section describes the hierarchy in 
GENUS, the functions used to create and access elements in GENUS, and describes how a 
particular technology library may be used to restrict the generators to produce only those 
generic components that can be feasibly realized with that library. 
3.1. Hierarchy 
GENUS is organized into 4 levels of hierarchy, where each level inherits attributes 
from its parent level. This representation closely models a hierarchical object oriented 
database. For implementation reasons, the current version of GENUS is not written using 
an object-oriented programming language, although the implementation maintains such a 
flavor. 
Figure 1 shows a sample GENUS snapshot, where instances I1 through 15 are children 
of the class of 4-bit register components. The register components are generated from the 
class of register generators by specifying some or all of the register parameters (in this par-
ticular example, only the number of bits was specified). Finally, the register generator class 
belongs to the sequential type class, where all elements are activated by a clock. 
Both the Design Procedure Language [BaHa80] and Fred [Wolf86] maintain similar 
hierarchical representation of objects at the layout level. 
3.1.1. Types 
The type class describes the abstract functionality of elements in GENUS. Sample 
type attributes include combinatorial, sequential, inter face and miscellaneous. 
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A generator class is used to generate a family of similar components and instances. 
Briefly, a generator descriptor maintains a list of all the possible parameters, definitions for 
each operation performed by a generated component. AN op-class for a generator describes 
those operations that may be performed in parallel and their combined costs. 
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Chapter 6 describes the format of a generator description, while Appendix B describes 
the complete generator library. 
3.1.3. Components 
A component is generated by passing a list of parameters to the parent generator. For 
instance, in Figure 1, a 4-bit register component is generated by specifying the bit-width 
attribute to the register generator. All possible parameters for a particular generator need 
not be specified; missing parameters are assigned default values. 
3.1.4. Instances 
Instances are "carbon-copies" of a generated component, with differing names. These 
GENUS elements are the ones actually used for connectivity in the structural design. Since 
an instance inherits all of its attributes from the parent component, only the connectivity of 
the instance is stored in its representation. 
3.1.5. Representation 
Figure 2 shows the basic data structures used to represent generators, components and 
instances. 
3.2. Using GENUS 
The most common operations performed on the generic component library are creation 
of components and instances, and querying the library for various attributes. 
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Figure 2. Basic GENUS Data Structures 
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3.2.1. Creating Components and Instances 
Since the library is organized hierarchically, any attempt to create a new component 
or instance must begin at the parent generator class. Functions for creating new com-
ponents are passed a parameter list; the parent generator class is searched to see if a com-
ponent is already generated by matching the parameter values. Similarly, the request to 
create a new instance of a component is passed a parameter list to the root generator class. 
If a component for this parameter list does not already exist, a new one is created. Finally, 
the instance itself is created. 
3.2.2. Query Functions 
A variety of query functions access the GENUS database at each level. Queries may 
be initiated at the root (generator), or at a particular level of the hierarchy. For instance, 
a query to find the number of 4-bit registers instantiated in the database starts at the regis-
ter generator (the root of the register hierarchy) with the appropriately configured parame-
ter list. On the other hand, a query to check if instance 14 in Figure 1 has a RESET port 
begins at the instance level and necessitates a look-up of its parent's attribute list (the 4-bit 
register component) for the existence of a RE;SET port . 
. 3.3. Technology Library Restrictor 
When the completed structural (generic) design is to be mapped to a particular tech-
nology library, certain generic components may not exhibit a clean mapping to the 
corresponding technology library components. The task of performing this technology map-
ping can become very cumbersome unless the user provides technology specific hints to 
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GENUS so that a only "feasible" set of components are generated for the particular tech-
nology library. 
This task is accomplished through the technology library restrictor, which prunes the 
parameter list for a generator so that only "well-behaved" generic components are gen-
erated. 
. 4. GENUS Components 
As mentioned earlier, components in GENUS belong one of several type classes, based 
on their properties and/or functions. This chapter describes the semantics, assumptions 
and naming conventions associated with GENUS components. 
4.1. Port Naming Convention 
Ports on each component are categorized into data input, data output, data input-
output, control, asynchronous, enable and clock types. Input ports names begin with an 
"I", output port names begin with an "O", input-output port names begin with a "B" (for 
Bidirectional), control and enable port names begin with a "C", the clock is labeled "CLK", 
while async ports begin with an "A". 
4.2. Port Sermntics 
synchronous operations are performed when the clock is high and the enable line (if 
any) is high. Asynchronous operations override the clocked operations. For combinatorial 
components, there is no port of type "CLOCK"; operations are inhibited only if the associ-
ated "ENABLE" line for the component is low. Non-sequential components do not ha.ve 
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asynchronous ports. 
4.3. Component Control 
In our model of a generic component, a multi-operation component has a separate con-
trol line for each operation. Because of this assumption, a component which is controlled 
by a line wider than a single bit has this control line labeled as an input. An example is 
the select input for a SELECTOR component which is wider than a single bit for more than 
2 data inputs; this line is labeled '"ISEL" and is treated as an input port for consistency. 
Similarly, the address lines for memories and register files are treated as inputs. 
4.4. Combinatorial Components 
Figure 3 shows a table of combinatorial components available in the generic com-
ponent library. Both primitive logic gates and bit-wise logic gates are described in the 
table. Except for the primitive and bit-wise logic gates, each component has an optional 
enable input. The logic unit (LU) performs all 16 possible logical functions of two inputs. 
The MUX component selects input l<i> when control line C<i> is high, and permits the 
generation of an inverted output. The selector component chooses the input whose guard 
value matches the value on the single input line ISEL. The DECODER takes an n-bit 
input and outputs 2n single bit lines, where line i is 1 when the input equals the value of i. 
Conversely, and ENCODER component takes 2n boolean inputs and produces n encoded 
outputs (where the encoding is determined by the encoder type). The COMPARATOR, 
SHIFTER, ADD_SUB, MULT and DN components are self-explanatory. The ALU can 
perform four arithmetic, five comparison and all sixteen logical operations. At the time of 
instantiation, a subset of these functions may be chosen for implementation. 
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LIST OF ro.MBINATORIAL rol'Y1PONEN'IS 
Type Functions Data !L_o Control Async Attributei 
Logic GAND, GOR, 10: input #input bits 
Gates GNAND,GNOR 00: output 
(Single) GXOR,GXNOR 
GNOT 
Bitwise AND, OR, 10 .. 1< n-1> :input #inputs (n) 
Logic NAND,NOR 00: output ,jlbits 
Gates XOR,XNOR 
Logic ZERO, ONE 10,11: input CZERO, CONE #input bits, 
Unit AND,NAND 00: output CAND,CNAND #functions, 
R!Nill(xy') CRIN ill func. list 
LNOT, LID CLNOT, CLID 
LINill(x'y) CL!Nill 
RID(y) CRID 





Mux Mux 10 .. l<n-l>: input C10 .. CI< n-1> #bits, #inputs 
input i 00: output inv? 
Selector Select (on ISEL,10 .. 1< n-1>: input ,jlbits, #inputs, 
guard val) 00: output guards, c-width, 
else_flag 
Decoder 10: input input_wid~h(n), 
oo .. 02n-1 type, 
else-option 
Encoder I0 .. 12n-1 i!'outputs(n), 
00 .. 0<n-1> type 
Comparator EQ, NEQ 10, 11: inputs CEQ, CNEQ, #bits 
GT, LT OEQ, ONEQ, OGT, CGT, CLT, #functions 
GEQ,LEQ OLT,OGEQ,OLEQ: outputs CGEQ, CLE...9_ func-list 
Shifter SHRO, SHRl, 10, ILIN, IRIN, CSHRO, CSHRl, #bits, 
SHLO, SHLl, ISHNUM: input CSHLO, CSHLl, #functions, 
ROTR, ROTL, 00: output CROTR,CROTL func-list, mode, 
ASHL,ASHR CASHL,CASHR fill, maxshift 
Barrel SHR, SHR, 10, ISHNUM, ILR, CSHR, CSHR, #bits, maxshift, 
Shifter ASHL, ASHL, IROT,IFILL,IMODE: input CASHL, CASHL, #functions, 
ROTR; ROTL, 00: output CROTR,CROTL func-list 
Adder/ +, - 10, 11, CADD #bits, 
ICIN: input #fns, fn-list, 
Subtractor 00, OCOUT: output CSUB style, #pipe-st 
ALU {+,-,INC,DEC} Io, 11: input 1-per fn #bits, 
{> ,< ,=,!=,ZRO} 00, 5-cond, style, #fns 
{16 logic fns} OCOUT: output func-list, #pipe-st 
Multiplier * 10, 11: input #bits, 
00: output style, #pipe-st 
Divider I IO, 11: input #bits, 
00: output style, #pipe-st 
Figure 3. Combinatorial Components 
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4.5. Sequential Components 
Figure 4 shows the list of available sequential components. As mentioned earlier, each 
sequential component is assumed to have a port named "CLK". If asynchronous ports exist 
for the component, they override the clocked, synchronous behavior of the component. A 
register component may have the positive output "OQ", the negated output "OQN" or both 
outputs generated. Both registers and counters must have a set-value specified at instan-
tiation time. The counter component can count up and down, besides doing a synchronous 
load and an asynchronous set and reset. For the register-file component, each port pair 
(I<i> ,O<i>) has associated with it an address line A<i>, and a port-attribute which 
indicates if that port is of type input, output or bidirectional. 
LIST OF SEQUENTIAL OOMPONENTS 
Type Functions Data-!L_o control async attributes 
Register load, shl, shr, IO, LIN, RIN: input, CLOAD, CSHL, A CLEAR, !!'bits, !!'fns, 
OQ, OQN: output CSHR,CEN ASET type, set-va.1, en 
OQ?, OQN? 
Counter load, up, IO: input CLOAD, CUP, A CLEAR !!'bits, #ens, 
down, clear, 00: output CDOWN, CEN A$ET set-val, style, 
set type, enable 
Register File Io, .. ,I< n-1 > CRO,CWO, .. !!'bi ts, #words 
IAO, .. ,IA<n-1> · CR<n-1>,CW<n-1> !!'ports, 
port_attr, en 
Stack/ push, pop IO: input, CPUSH, !!'bi ts, #words, 
FIFO 00: output CPOP,CEN type, enable 
Memory read, write IO, IADDR, CWRITE,CREAD, !!'bits, #words, 
IA_VALID: input CEN enable 
OD_READY, 
00: output 
Figure 4. Sequential Components 
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4.6. Interface and l'v1iscellaneous Components 
Figure 5 shows the list of interface, bus, switchbox, clock and delay components. An 
interface component has several attributes that describes its function 
(buffer/ clock_driver / ... ), mode (input/ output/ ... ), level (CMOS/TTL/ ... ), 
output_type(inverting/non-inverting) and drive (L/M/H). The port component models 
ports on a design, with the attributes number_oLbits and port_mode. The port component 
, is useful in constructing a hierarchy of designs. The BUS and WIRED-OR components are 
similar, except that the the BUS component has tristate drivers at each input to the bus. 
CONCAT and EXTRACT components simply model switchbox operations for merging 
streams of data and extracting substreams of data. At present, the clock generator 
LIST OF INTERFACE_,_ BUS, SWITCHBOX AND MISC. COMPONEN'IS 
Type Fwictions Datal_LO Control Async Attributes 
Interface Buffer IO: input CEN 'll'bits, 
Units Clock Driver 00: output function 
mode:(i, o, i/o), 
Schmidt Trigger level:(CMOS,TTL, .. ) 
Tristate outpu t:(in v /non-in v) 
drive:{!, m, h)_ 
Port IO: input 'll'bits, 
00: output mode!{!, o, 1hl_ 
BUS IO .. I<n-1>: input CO .. C<n-1> #bits, 
00: output n-in, fan-out 
WIRED-OR n-inputs 'll'bits, n-in, 
1-output fan-out 
Switch box 00 = IO@ .. @I<n-1> IO, .. ,I< n-1>: input #inputs, 
Concat 00: output widthO, .. ,width< n-1> 
Switch box 01 = IO{i:j} IO: input inp-width, 
Extract 01: output l,r index 
Clock 00: output CEN clock-period, 
Generitor duration-high 
Delay Delay 6 IO:in, OO:out delay-value JQ.l 
Figure 5. Interface and Miscellaneous Components 
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component is used for modeling a very simple system clock, using the attributes clock-
period and duration-high. The DELAY component is used to model a delay element on a 
logic path. 
5. Accessing GENUS 
5.1. Accessing Components 
Library generators, components and instances are accessed using the appropriate 
access function with the generator name and a variable number of arguments. Figure 6 
shows the general form of an access function. This call specifies the name of the library 
component and a list of attributes, with the list being terminated by a "O". The call to a 
generic_component_routine returns an object of the appropriate type (generator, com-
ponent or instance). A set of standard query routines can be applied to the object to 
extract any attribute or characteristic for it. Figure 7 shows a sample call used to generate 
an instance of an ALU. The arguments in the call consist of pairs of reserved global 
< generic_component_routine> ( GC_COMPILER...NAME, <name>, < attributeJist>, 0) 




GCJ3IT_ WIDTH, 16, 
GC_NUM_FUNCTIONS, 8, 
GC_FUNCTION_IXST, +, -, INC, DEC, >, <, =, AND, 
GC_ENABLE....FLAG, FALSE, 
GC_8TYLE, CLA, 
Figure 7. Sample ALU Instance Call 
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symbols (which begin with the letters "GC_") and the appropriate value or list. The size of 
a list must always precede the list itself. For instance, in Figure 7, 
GC_NUM_FUNCTIONS is assigned the value 118 11 be~ore 'f ' 11 spec1 ymg the 
GC_FUNCTION_LIST which consists of 8 operations that the ALU instance will perform. 
Figure 8 and Figure 9 show the list of global symbols reserved for indicating the type of 
argument specified in a call, together with their possible values. Appendix A has a com-
plete list of generator calls for all the generic components. 
GENERIC UJMPONENT GLOBALS 
Nru-m Possible Values Default Value 
GC_COMPILER....NAME <component-name> 
GC_NUM_FUNCTIONS <integer> 











GC_A.DDER_8TYLE GCJUPPLE_CARRY, GC_CARRY _LOOKAHEAD GCJUPPLE_CARRY 
GC_A.LU_STYLE GC_RIPPLE_CARRY, GC_CARRY _LOOKAHEAD GCJUPPLE_CARRY 
GC_MULT_8TYLE GC_A.RRA Y, GC_WALLACE_DADDA, GCJTERATIVE GC_A.RRAY 
GC_DIV _8TYLE GC_RESTORING, GC_NON_RESTORING, GC_MULTIPLICATIVE GC_R.ESTORING 
GC_COUNTER_STYLE GC_RIPPLE_CARRY, GC_CARRY _LOOKAHEAD GC_R.IPPLE_CARRY 
GC_ENABLE_FLAG TRUE, FALSE FALSE. 
GC.JNVERT_FLAG TRUE, FALSE FALSE 
GC_ELSE_FLAG TRUE, FALSE FALSE 
GC_SET_FLAG TRUE, FALSE FALSE 
GC_RESET_FLAG TRUE, FALSE FALSE 
GC_FIPELINEJILAG TRUE, FALSE FALSE 
GC_FIPELINE_8T AGES <integer> 
GC_FIPELINE_DELA Y <integer> 
Figure 8. List of Compiler Global Symbols 
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GENERIC a:>MPONENI' GLOBALS 
Nmm Possible Valuai !){fault Value 
GC_DECODER_TYPE GC_BINARY, GC_BCD GC_BINARY 
GC_ENCODER_TYPE GC_BINARY, GC_BCD GC_BINARY 
GC_REGISTER_TYPE GC_LATCH, GC_D_FF GC_D_FF 
GC_COUNTER_TYPE GC_BINARY, GC_BCD, GC_JOHNSON, GC_GRAY GC_BINARY 
GC_STACK_TYPE GC....STACK, GC_FIFO 
GC_SHIFT_MODE GC_FILL, GC_EXTEND GC_FILL 





GC_LEFT JND EX <integer> 
GC_RIGHTJNDEX <integer> 
GCJNTERFACE_FUNCTION GC_BUFFER, GC_CLOCK_DRIVER, GC_8CHMIDT, GC_TRISTATE 
GCJNTERFACE_MODE GCJNPUT, GC_OUTPUT, GC_BIDIRECTIONAL 
GCJNTERFACE_LEVEL GC_CMOS, GC_TTL, GC_ECL 
G CJNTERF ACE_DRIVE GC_LOW, GC_MEDIUM, GCJUGH 
GC_FAN_OUT <integer> 
GC_8ET_vALUE <integer> 
GC_COUNTER_MODE GC....SYNCHRONOUS, GC_RIPPLE GC....SYNCHRONOUS 
GC_REG_FOS_OUT TRUE, FALSE TRUE 
GC_REGJNVERT_OUT TRUE, FALSE FALSE 
Figure 9. List of Compiler Global Symbols (Cont'd) 
6. Format of Generator Descriptions 
Each generic component generator is described using a special notation which allows it 
to be characterized by a unique name and a list of attributes describing the type class, 
implementation styles, parameters, port information and functionality. This table 
(described in -:.a textual form) can be updated whenever a new generator is to be added to 
the library. The library description can then be parsed into the internal data structures 
used to represent the GENUS library. Hence this table may be considered to be an input 
to the GENUS generic library generator. Appendix B contains the complete description of 
the generator library. 
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Figure 10 shows parts of the generator definition for a counter, which will be used as a 
running example in this section. The ports for a component are categorized into data 
inputs (INPUTS) outputs (OUTPUTS), while control-specific ports are listed under 

















GC_COMPILER_NAME, GCJNPUT_WIDTH (%w), GC_NUMJ'UNCTIONS, 










CONTROL: CLOAD, CUP, CDOWN 
NUM_ASYNC: 2 















(OUTPUTS: 00) · . 
(CONTROL: CUP) 




(OPS: (COUNT_DOWN: 00 = 00 - 1))) 
default 
Figure 10. Sample GENUS Generator Description 
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6.1. Naim 
This specifies a unique name for a generator. 
6.2. Class 
Specifies if the generator is of type class clocked or combinational. 
6.2.1. Clocked Class When a component is clocked, certain semantics are associated with 
the ports on the component. 
The CLOCK entry specifies the name of the clock line(s) for the component (currently 
only one clock line is assumed). For edge-triggered components, the attribute 
"RISING_EDGE" or "FALLING_EDGE" indicates when the clock is active. 
The ENABLE attribute, when assigned a port name, activates the component for 
clocked behavior. For instance, in Figure 9, the counter exhibits synchronous operation 
only when CEN is high. If no port is specified for the ENABLE entry, a clocked com-
ponent is assumed to be enabled all the time. 
The CONTROL attributes specify the clocked control with one line per function. For 
instance, the counter in Figure 9 has separate lines for the synchronous operations LOAD, 
COUNT_ UP and COUNT__DOWN. 
The ASYNC ports specify control lines that invoke asynchronous behavior: they over-
ride any clocked control that may be simultaneously active. For example, the ASET port 
in Figure 9 is an asynchronous set line for the counter. 
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The semantics of the CLOCK, ENABLE, CONTROL and ASYNC lines are implicit in 
the definition of a component. 
6.2.2. C.Ombinational aass 
For combinational generators, there are no entries under CLOCK and ASYNC in the 
table. The EN ABLE entry is optional; if it is specified, a component is generated with an 
enable line. For combinational generators exhibiting multi-function behavior, each function 
is assigned a unique CONTROL line. 
6.3. Parameters 
The MAX_FARAMS and PARAMETERS entries indicate the number and global 
symbols used to describe the generic generator. For the counter in Figure 9, the 
parameterized input width is represented by the variable "%w"; this variable is used in the 
rest of the component description as a parameterized variable. 
6.4. Styles 
The STYLES entry indicates the list of possible implementation styles for generating 
instances of the component. For the counter in Figure 9, the implementation styles are 
SYNCHRONOUS and RIPPLE. 
6.5. Ports 
Ports are specified under the INPUTS, OUTPUTS, INPUT_OUTPUTS, CONTROL, 
CLOCK, ASYNC and ENABLE entries. Ports specified under CONTROL, CLOCK, 
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ASYNC and ENABLE are assumed to be one bit wide by default. For the INPUTS and 
OUTPUTS, each port has a bit-width specified within the "(" and "]" pair. A parameter-
ized variable (which starts with the character "%")may be used when necessary. 
6.6. Operations 
Each operation that can be performed by a generated component is described by its 
name, input, output and control port information. The operation is itself modeled with a 
piece of C code so that it can be easily simulated. 
6.7. Op_classes 
Each en try here describes the list of possible operations that may be performed in 
parallel for the generated component. We can associate cost functions for implementing 
any combination of these operations in each OP _CLASS. This permits realistic modeling of 
structural components. A "default" op_class indicates that each operation is mutually · · 
exclusive and cannot be performed simultaneously with any other operation. 
6.8. l\1acro Expansion and Port Naming 
For generated components that have a parameterizable number of ports (or opera-
tions), the list of port names are generated by calling special fundions that return a name 
or a list of names. These function names start with the special symbol "&" to distinguish 
them from other names in the table. Similarly, the operations performed by a component 
may depend on some arguments of the parameter list. Hence the "macro-expand" feature is 
used to describe this functionality. Figure 11 shows a sample definition for a MUX com-








GC_COMPILER_NAME, GCJNPUT_WIDTH (%w), GC_NUMJNPUTS (%n), 
GC_ENABLEJ'LAG, GCJNVERTJ'LAG 
NUMJNPUTS: %n 









ma.cro_expa.nd ($i = 0 to %n-1) 
{ 
( (&get_componentJunction(MUX, $i)) 
(INPUTS: &get_component_pin_na.me(MUX, INPUT, $i)) 
(OUTPUTS: 00) 
(CONTROL: &get_component_pin_na.me(MUX, CONTROL, $i)) 
(OPS: ( 00 = &get_component_pin_na.me(MUX, INPUT, $i)))) 
} 
OP _CLASSES: default 
Figure 11. Macro-Expand Feature 
ponent. The index of the macro-expand loop is a variable whose name begins with a "$". 
Note that in the parameter list, the input width and the number of inputs are parameter-
ized (and represented by %w and %n respectively). Since the input port names depend on 
the number of inputs, we use the function "&get_component_pin_name_list" to generate 
the list of pin-names for the MUX inputs. 
Further, in Figure 10, the operation of the MUX component is dependent on the 
number of inputs and the input and control port names, all of which are parameterized. 
Hence we use the macro-expand feature to describe the functionality by looping through 
every input and control pair. 
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6.9. Estimation Functions 
The first version of the generic component library will use estimators derived from 
Chippe's model of function units [Brew88]. Functions for area, speed and power return esti-
mates based on the size, functionality and bit-width of a generated component. 
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9. APPENDIX A: GENERIC CO:rviPILER CALLS 
CTlMBINATORIAL OJMPONENTS 
LOGIC GATES 
(GC_COMPILER_NAME, <name>, GCJNPUT_WIDTH, <inp-width>, 0) 








(GC_COMPILER_NAME, <name>, GC_NUMJNPUTS, <n>, GCJNPUT_WIDTH, <inp-width>, 
0) 
(GC_COMPILER_NAME, LU, GCJNPUT_WIDTH, < num-inputs>, 
GC_NUM_FUNCTIONS, < num-fus>, GC_FUNCTIONJ,IST, < fn-list>, 0) 
(GC_COMPILER_NAME, MUX, GCJNPUT_WIDTH, <inp-width>, 
<n>, GCJNVERT_FLAG, <T/F>, o) 
GC_NUMJNPUTS, 
(GC_COMPILER_NAME, SELECTOR, GCJNPUT_WIDTH, <inp-width>, 
GC__ELSE_FLAG, GC_NUM_GUARDS, < n>, GC_GUARDJ,IST, < g-list>, 
<T/F>, GC_CONTROL_WIDTH, <c-width>, 0) 
(GC_COMPILER_NAME, ENCODER, GC_NUM_OUTPUTS, <n>, 
<gc-type>, 0) 
GC__ENCODER_TYPE, 
(GC_COMPILER_NAME, DECODER, GCJNPUT_WIDTH, <inp-width>, 
GCJ)ECOD ER_ TYPE, < gc-type>, GC__ELSE_FLAG, <T/F>, 0) 
(GC_COMPILER_NAME, COMPARATOR, GCJNPUT_WIDTH, <inp-width>, 
GC_NUM_FUNCTIONS, <num-fus>, GC_FUNCTIONJ,IST, <fn-list>, 0) 
(GC_COMPILER_NAME, SHIFTER, GCJNPUT_WIDTH, <inp-width>, 
ac_sHIFTJ)ISTANCE, <dist>, GC__NUM_FUNCTIONS, < num-fus>, 
GC_FUNCTIONJ,IST, < fn-list>, GC_SHIFT_MODE, <mode>, GC_FILLJNPUT, 
<0/1>, 0) 
BARREL SHIFTER 
( GC_COMPILER_NAME, BARREL_sHIFTER, GCJNPUT_WIDTH, <inp-width>, 
GC_SHIFT_DISTANCE, <dist>, GC__NUM_FUNCTIONS, <num-fus>, 
GC_FUNCTIONJ,IST, <fn-list>, 0) 
ADDER._SUBTRAC'IOR 
(GC_COMPILER_NAME, ADD_SUB, GCJNPUT_WIDTH, <inp-width>, 
GC_NUM_FUNCTIONS, < num-fus>, GC_FUNCTIONJ,IST, <fn-list>, 
GC_ADDER_sTYLE, <style>, 0) 











(GC_COMPILER_NAME, ALU, GCJNPUT_WIDTH, <inp-width>, GC_ALU_STYLE, 
<style>, GC_NUM_FUNCTIONS, < num-fus>, GC_F'UNCTION_LIST, < fn-list>, 0) 
(GC_COMPILER_NAME, MULT, GCJNPUT_WIDTH, <inp-width>, 
<style>, 0) 
GC....MULT_STYLE, 





GC_NUM_F'UNCTIONS, < num-fus>, 
GC_REGISTER_TYPE, <type>, 
GC_REGISTERYOS_OUT, < T>, 









(GC_COMPILER_NAME, COUNTER, GCJNPUT_WIDTH, < inp-width>, 
< fn-list>, 
<value>, 
GC_NUM_F'UNCTIONS, < num-fus>, GC_F'UNCTION_LIST, 
GC_COUNTER_TYPE, <type>, GC_8ET_VALUE, 
GC_COUNTER_.STYLE, <style>, GC_ENABLE_F'LAG, <T/F>, 0) 
(GC_COMPILER_NAME, REG_F'ILE, GCJNPUT _WIDTH, < inp-wid th>, 
GC_NUM_WORDS, <num-words>, GC_NUMYORTS, < num-ports>, 
GCYORT_ATTRIBUTE_LIST, <a.-list>, GC....ENABLE_F'LAG, <T/F>, 0) 
(GC_COMPILER_NAME, <STACK or FIFO>, GCJNPUT_WIDTH, <inp-width>, 
GC_NUM_WORDS, <num-words>, GC_ENABLE_F'LAG, <T/F>, 0) 
(GC_COMPILER_NAME, MEMORY, GCJNPUT_WIDTH, <inp-width>, 
GC_NUM_WORDS, < num-words>, GC_NUMYORTS, < num-ports>, 
GCYORT_ATTRIBUTE_LIST, <a-list>, GC_ENABLE_F'LAG, <T/F>, 0) 
INTERFACE AND MISCELLANEOUS COMPONENTS 
(GC_COMPILER_NAME, INTERFACE, GCJNPUT_WIDTH, <inp-width>, 
GCJNTERF ACE_F'UNCTION, < fn-name>, GCJNTERFACE....MODE, <mode>, 
GCJNTERFACE_LEVEL, <level>, GCJNVERT_F'LAG, <T/F>, 
GCJNTERFACE_DRIVE, <drive>, o) 
(GC_COMPILER_NAME, PORT, GCJNPUT_WIDTH, <inp-width>, GCYORT....MODE, 






(GC_COMPILERJIAME, BUS, GCJNPUT_WIDTH, < inp-width>, 
<num-inp>, GC_FAN_OUT, <fan-out>, 0) 
(GC_COMPILERj/AME, WIRED-OR, GCJNPUT_WIDTH, 
GCj/UMJNPUTS, <num-inp>, GC_FAN_OUT, <fan-out>, 0) 
(GC_COMPILERj/AME, CONCAT, GCj/UMJNPUTS, 




(GC_COMPILERJIAME, EXTRACT, GCJNPUT_WIDTH, <inp-width>, 
GC_LEFTJNDEX, <!-index>, GC_RIGHTJNDEX, <r-index>, 0) 
CLOCK GENERATOR 
(GC_COMPILERj/AME, CLOCK, GC_CLOCK_?ERIOD, <period>, GC_CLOCKJilGH, 
<high>, 0) 
DELAY ELEMENT 
(GC_COMPILERj/AME, DELAY, GC_DELAY_vALUE, <delay>, 0) 
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10. APPENDIX B: GENERIC COlVIPONENT LIBRARY DEFINITIONS 
GENERIC COMPONENTS 
/* COMBINATORIAL COMPONENTS * / 
/* Prinitive Logic Gatei with Boolean outputs • / 















OP _CLASSES: default 
NAME: GOR 
CLASS: Combinatorial 
MAXY ARAMS: 2 
IO) 
00) 
00 = 1; 
macro_expand ($i = 0 to 3w-1) 
{ 00 = 00 AND IO[$i]; } ))) 

















00 = 1; 
macro_expand ($i = ·o to 3w-1) 
{ 00 = 00 OR IO[$i]; } ))) 
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(OPS: 




00 = 1; 
macro_expand ( $i = 0 to %w-l) 
{ 00 = 00 NAND IO[Si]; } ))) 

















00 = l; 
macro_expand ($i = 0 to %w-1) 
{ 00 = 00 NOR IO[$i]; } ))) 















MAXY ARAMS: 2 
IO) 
00) 
00 = 1; 
macro_expand ($i = 0 to %w-1) 
{ 00 = 00 XOR IO($i); } ))) 















00 = l; 
macro_expand ($i = 0 to %w-l) 
{ 00 = 00 XNOR IO[$i); } ))) 














(OPS: (00 =NOT IO; ))) 
OP _CLASSES: default 
/* Bitwise Logic Gates * / 
NAME: AND 
CLASS: Combinatorial 
MAXY ARAMS: 3 
PARAMETERS: GC_COMPILER_NAME, GCJNPUT_WIDTH (%w), GC_NUMJNPUTS (%n) 
NUMJNPUTS: %n 








(INPUTS: &get_component_pin_nameJist(AND, INPUT, %n, %w) 
(OUTPUTS: 00) 
(OPS: ( 00 = 1; 
default 
macro_expand ($i = 0 to %n-1) 
{ 00 = 00 AND IO($i]; } ))) 
NAME: NAND 
CLASS: Combinatorial 
MAXY ARAMS: 3 
PARAMETERS: GC_COMPILER_NAME, GCJNPUT_WIDTH (%w), GC_NUMJNPUTS (%n) 
NUMJNPUTS: %n 












(INPUTS: &get_component...J>in_na.meJist(NAND, INPUT, %n, %w) 
(OUTPUTS: 00) 





macro_expa.nd ($i = 0 to %n-1) 
{ 00 = 00 NAND IO($i]; } ))) 
GC_COMPILER_NAME, GCJNPUT_WIDTH (%w), GC_NUMJNPUTS (%n) 
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NUMJNPUTS: %n 







(INPUTS: &get_component_pinJtameJist(OR, INPUT, %n, %w) 
(OUTPUTS: 00) 
(OPS: ( 00 = 1; 
NAME: NOR 
CLASS: Combinatorial 
MAXY ARAMS: 3 
macro_expand (Si = 0 to %n-l) 
{ 00 = 00 OR IO[$i];} ))) 
PARAMETERS: GC_COMPILER...NAME, GCJNPUT_WIDTH (%w), GC...NUMJNPUTS (%n) 
NUMJNPUTS: %n 







(INPUTS: &get_component_pinJtameJist(NOR, INPUT, %n, .%w) 
(OUTPUTS: 00) 
(OPS: ( 00 = 1; 
NAME: XOR 
CLASS: Combinatorial 
MAXY ARAMS: 3 
macro_expand (Si = 0 to %n-l) 
{ 00 = 00 NOR IO[Si]; } ))) 
PARAMETERS: GC_COMPILER...NAME, GCJNPUT_WIDTH (%w), GC...NUMJNPUTS (%n) 
NUMJNPUTS: %n 







(INPUTS: &get_component_pinJtameJist(XOR, INPUT, %n, %w) 
(OUTPUTS: 00) 




macro_expand (Si = 0 to %n-1) 
{ 00 = 00 XOR IO[Si]; } ))) 
PARAMETERS: GC_COMPILER...NAME, GCJNPUT_WIDTH (%w), GC...NUMJNPUTS (%n) 
NUMJNPUTS: %n 












(INPUTS: &get_component_pinJtameJist(XNOR, INPUT, %n, %w) 
(OUTPUTS: 00) 
(OPS: ( 00 = 1; 




macro_expa.nd ($i = 0 to %n-1) 
{ 00 = 00 XNOR IO[Si]; } ))) 
GC_COMPILER_NAME, GCJNPUT_WIDTH (%w), GC_NUM_FUNCTIONS, 
GC_FUNCTION_LIST 
NUMJNPUTS: 2 
























00 = 0))) 
00) 
CONE) 
00 = 1))) 
(INPUTS: IO, 11) 
(OUTPUTS: 00) 
(CONTROL: CAND) 
(OPS: ( 00 =IO AND 11))) 
(COMMUTATIVE) 
(INPUTS: IO, 11) 
(OUTPUTS: 00) 
(CONTROL: CNAND) 
(OPS: ( 00 =IO NAND 11))) 
(COMMUTATIVE) 
(INPUTS: IO, 11) 
(OUTPUTS: 00) 
(CONTROL: COR) 
(OPS: ( 00 =IO OR 11))) 
(COMMUTATIVE) 
(INPUTS: Io, 11) 
(OUTPUTS: 00) 
(CONTROL: CNOR) 
(OPS: ( 00 =IO NOR 11))) 
(COMMUTATIVE) 
(INPUTS: IO, 11) 
(OUTPUTS: 00) 
(CONTROL: CXOR) 
(OPS: ( 00 =IO XOR 11))) 
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((XNOR) 
(COMMUTATIVE) 
(INPUTS: IO, Il) 
(OUTPUTS: 00) 
(CONTROL: CXNOR) 









































OP _CLASSES: default 





































00 = IO LIMPL I1 ))J 
PARAMETERS: GC_COMPILER...NAME, GCJNPUT_WIDTH (%w), GC...NUMJNPUTS (%n), 
GCJNVERT_FLAG 
NUMJNPUTS: %n 




CONTROL: &get_component_pin_ua.meJist(MUX, CONTROL, %n, 1) 
NUM_OPERATIONS: %n 
September 28, 1988 GENUS: GENERIC LIBRARY DEFINITION Page 33 
OPERATIONS: 
macro_expand ($i = 0 to %n-l) 
{ 
( (&get_component_function(MUX, $i)) 
(INPUTS: &get_component_pin_name(MUX, INPUT, $i)) 
(OUTPUTS: 00) 
(CONTROL: &get_component_pin_name(MUX, CONTROL, $i)) 
(OPS: ( 00 = &get_component_pin_name(MUX, INPUT, $i)))) 
} 
OP _CLASSES: default 
/* Selector (Select on guard value) * / 







PARAMETERS: GC_COMPILER...NAME, GCJNPUT_WIDTH (%w), 
GC...NUM_GUARDS (%n), GC_GUARDJ.,IST, 
GC_ELSE_F'LAG, GC_CONTROL_WIDTH (%cw) 
NUMJNPUTS: %n + 1 









ISEL, &get_component_pin_name(SELECTOR, INPUT, $i)) 
00) 
macro_expand ($i = 0 to %n-l) 
{ 
if ( &get_component_pin_name(SELECTOR, INPUT,, $i) 
== &get....1Jelector_gua.rd_va.1($i)) 
00 = &get_component_pin_na.me(SELECTOR, INPUT,, $i); 
} 
) ) 
OP _CLASSES: default 






PARAMETERS: GC_COMPILER...NAME, GCJNPUT_WIDTH (%w), GC...NUM_OUTPUTS (%n), 
GC_DECODER_TYPE, GC_ELSE_F'LAG 
NUMJNPUTS: 1 
INPUTS: ~ IO(%w) 
NUM_OUTPUTS7 ~%n 




(INPUTS: IO ) 
(OUTPUTS: &get_component_pin_na.meJist(DECODER, OUTPUT, %m,l)) 
(OPS: . 
ma.cro_expa.nd ($i = 0 to %n-1) 
{ 
if($i==!O) 
&get_component_pin_na.me(DECODER, OUTPUT, $i) = l; 




&get_cornponent_pin_na.rne(DECODER, OUTPUT,$i) = O; 









GC_COMPILER_NAME, GC_NUMJNPUTS (%n), GC_NUM_OUTPUTS (%m), 
GC_ENCODER_TYPE,GC_ELSE_F'LAG 
NUMJNPUTS: 1 
INPUTS: &get_component_pin_na.meJist(ENCODER, INPUT, %n, 1) 
NUM_OUTPUTS: %n 
OUTPUTS: &get_component_pin_na.meJist(ENCODER, OUTPUT, %m, 1) 
NUM_O PERA TIO NS: 
OPERATIONS: 
((ENCODE) 
(INPUTS: &get_component_pin_na.meJist(ENCODER, INPUT, %n, 1)) 










GC_COMPILER_NAME, GCJNPUT_WIDTH (%w), 
GC_NUM_FUNCTIONS, GC_F'UNCTION_LIST 
NUMJNPUTS: 2 
INPUTS: IO(%w], I1(%w] 
NUM_OUTPUTS: 6 
OUTPUTS: OEQ(l], ONEQ[l], OGT(l], OLT[l], OGEQ[l], OLEQ[l] 
NUM_CONTROL: 5 





(INPUTS: IO, Il) 
(OUTPUTS: OEQ) 
(CONTROL: CEQ) 
(OPS: (if (IO == 11) 
OEQ = l;))) 
((NEQ) 
(COMMUTATIVE) 
(INPUTS: IO, Il) 
(OUTPUTS: OEQ) 
(CONTROL: CNEQ) 
(OPS: (if (IO== 11) 
ONEQ = l; ))) 
((GT) 
(INPUTS: IO, Il) 
(OUTPUTS: OGT) 
(CONTROL: CGT) 
(OPS: (if (IO > Il) 
OGT = l;))) 
((LT) 
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(INPUTS: IO, Il) 
(OUTPUTS: OLT) 
(CONTROL: CLT) 
(OPS: (if (IO < Il) 
OLT = l; ))) 
((GEQ) 
(INPUTS: IO, Il) 
(OUTPUTS: OGEQ) 
(CONTROL: CGEQ) 
(OPS: (if(IO > = Il) 
OGEQ = l; ))) 
((LEQ) 















GC_COMPILER_NAME, GCJNPUT_WIDTH (%w), 
GC_NUM....FUNCTIONS, GC....FUNCTION_LIST, 
GC_8HIFTJ)ISTANCE, GC_SHIFT_MODE, GC....FILLJNPUT 
NUMJNPUTS: 3 




CONTROL: CSHRO, CHSRl, CSHLO, CSHLl, CROTR, CROTL, CASHL, CASHR 
NUM_OPERATIONS: 8 
OPERATIONS: 
((SHLO) (INPUTS: IO) (OUTPUTS: 00) (CONTROL: CSHLO) 
(OPS: /* code modeling SHLO * /)) 
((SHRO) (INPUTS: IO) (OUTPUTS: 00) (CONTROL: CSHRO) 
(OPS:/* code modeling SHRO */)) 
((SHLl) (INPUTS: IO) (OUTPUTS: 00) (CONTROL: CSHLl) 
(OPS: /* code modeling SHLl * /)) 
((SHRl) (INPUTS: IO) (OUTPUTS: 00) (CONTROL: CSHRl) 
(OPS: /* code modeling SHRl * /)) 
((ROTR) (INPUTS: IO) (OUTPUTS: 00) (CONTROL: CROTR) 
(OPS: /* code modeling ROTR * /)) 
((ROTL) (INPUTS: IO) (OUTPUTS: 00) (CONTROL: CROTL) 
(OPS: /* code modeling ROTL * /)) 
((ASHL) (INPUTS: IO, IRIN) (OUTPUTS: 00) (CONTROL: CASHL) 
(OPS:/* code modeling AS.HL */)) 
((ASHRl (INPUTS: !LIN, IO) (OUTPUTS: 00) (CONTROL: CASHR) 
-(OPS:/* code modeling ASHR */)) 









GC_COMPILER_NAME, GCJNPUT_WIDTH (%w), 
GC_NUM....FUNCTIONS, GC....FUNCTION_LIST, 
GC_SHIFT_DISTANCE 
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NUMJNPUTS: 6 







((SHL) (INPUTS: IO, ISHNUM, ILR, IROT, IFILL, !MODE) (OUTPUTS: 00) (CONTROL: CSHL) 
(OPS:/* code modeling SHL */)) 
((SHR) (INPUTS: IO, ISHNUM, ILR, !ROT, IFILL, !MODE) (OUTPUTS: 00) (CONTROL: CSHR) 
(OPS:/* code modeling SHR */)) 
((ROTR) (INPUTS: Io, ISHNUM, ILR, !ROT, IFILL, !MODE) (OUTPUTS: 00) (CONTROL: CROTR) 
(OPS:/* code modeling ROTR */)) 
((ROTL) (INPUTS: IO, ISHNUM, ILR, !ROT, IFILL, !MODE) (OUTPUTS: 00) (CONTROL: CROTL) 
(OPS: /* code modeling ROTL * /)) 
((ASHL) (INPUTS: IO, ISHNUM, ILR, IROT, IFILL, !MODE) (OUTPUTS: 00) (CONTROL: CASHL) 
(OPS: /* code modeling ASHL * /)) 
((ASHR) (INPUTS: IO, ISHNUM, ILR, IROT, IFILL, !MODE) (OUTPUTS: 00) (CONTROL: CASHR) 









GC_COMPILER_NAME, GCJNPUT_WIDTH (%w), GC_NUM_li'UNCTIONS, 
GC_li'UNCTION_LIST, GC_8TYLE 
NUM_STYLES: 2 
STYLES: RIPPLE_CARRY, CLA 
NUMJNPUTS: 2 
INPUTS: IO[%w], I1[%w], ICIN[l] 
NUM_OUTPUTS: 2 
OUTPUTS: OO[%w], OCOUT[l] 
NUM_CONTROL: 2 






(INPUTS: IO, Il, CIN) 
(OUTPUTS: 00, COUT) 
(CONTROL: CADD) 







COUT = $carry_out(OO =IO + I1 + CIN); 
IO, Il, CIN) 
00, COUT) 
CSUB) 
00 =IO· I1 + CIN; 
COUT = $borrow.Jn(OO =IO· I1 + CIN); 









GC_COMPILER_NAME, GCJNPUT_WIDTH (%w), GC_NUM.Ji'UNCTIONS, 
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GC_FUNCTION_LIST, GC_STYLE 
NUMJNPUTS: 2 
INPUTS: IO[%w], I1[%w] 
NUM_OUTPUTS: 5 
OUTPUTS: OO[%w], OCOUT[l], OZERO[l], OSIGN[l], OVFLOW[l] 
NUM_CONTROL: 25 
CONTROL: CADD, CSUB,CINC,CDEC,CEQ,CGT,CLT, CEQ,CNEQ,CZERO, 
CONE,CAND,CNAND,COR,CNOR,CXOR,CXNOR, 












(INPUTS: IO, I1) 
(OUTPUTS: 00, OCOUT, OZERO, OSIGN, OVFLOW) 
(CONTROL: CADD) 
(OPS: ( 00 =IO+ Il; 















) ) ) 
/*code for other outputs * / 
IO, Il) 
00, OCOUT, OZERO, OSIGN, OVFLOW) 
CSUB) 
00 =Io· Il; 
/* code for other outputs * / 
IO) 
00, OCOUT, OZERO, OSIGN, OVFLOW) 
CINC) 
00 =IO+ 1; 
/* code for other outputs * / 
IO) 
00, OCOUT, OZERO, OSIGN, OVFLOW) 
CDEC) 
00 =IO· 1; 
/* code for other outputs * / 
(COMMUTATIVE) 
(INPUTS: IO, I1) 
(OUTPUTS: 00, OCOUT, OZERO, OSIGN, OVFLOW) 
(CONTROL: CEQ) 
(OPS: (if (IO== Il) 
00 = 1; ))) 
(COMMUTATIVE) 
(INPUTS: IO, Il) 
(OUTPUTS: 00, OCOUT, OZERO, OSIGN, OVFLOW) 
(CONTROL: CNEQ) 
(OPS: (if (IO == Il) 
00 = 1;))) 
(INPUTS: IO, I1) 
(OUTPUTS: 00, OCOUT, OZERO, OSIGN, OVFLOW) 
(CONTROL: CGT) 
(OPS: (if (IO > Il) 
(INPUTS: 
(OUTPUTS: 
00 = 1; ))) 
IO, I1) 
00, OCOUT, OZERO, OSIGN, OVFLOW) 
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(CONTROL: CLT) 
(OPS: (if (IO < Il) 
00 = 1; ))) 
((GEQ) 
(INPUTS: IO, Il) 
(OUTPUTS: 00, OCOUT, OZERO, OSIGN, OVFLOW) 
(CONTROL: CGEQ) 
(OPS: (if(IO>=Il) 
00 = 1; ))) 
((LEQ) 
(INPUTS: IO, Il) 
(OUTPUTS: 00, OCOUT, OZERO, OSIGN, OVFLOW) 
(CONTROL: CLEQ) 
(OPS: (if (IO < = Il) 











00, OCOUT, OZERO, OSIGN, OVFLOW) 
CZERO) 
00 = 0))) 
00, OCOUT, OZERO, OSIGN, OVFLOW) 
CONE) 
00 = 1))) 
(INPUTS: IO, 11) 
(OUTPUTS: 00, OCOUT, OZERO, OSIGN, OVFLOW) 
(CONTROL: CAND) 
(OPS: ( 00 =IO AND 11))) 
((NAND) 
(COMMUTATIVE) 
(INPUTS: IO, 11) 
(OUTPUTS: 00, OCOUT, OZERO, OSIGN, OVFLOW) 
(CONTROL: CNAND) 
(OPS: ( 00 =IO NAND 11))) 
((OR) 
(COMMUTATIVE) 
(INPUTS: IO, 11) 
(OUTPUTS: 00, OCOUT, OZERO, OSIGN, OVFLOW) 
(CONTROL: COR) 
(OPS: ( 00 =IO OR 11))) 
((NOR) 
(COMMUTATIVE) 
(INPUTS: Io, 11) 
(OUTPUTS: 00, OCOUT, OZERO, OSIGN, OVFLOW) 
(CONTROL: CNOR) 
(OPS: ( 00 =IO NOR 11))) 
((XOR) 
(COMMUTATIVE) 
(INPUTS: IO, 11) 
~ (OUTPUTS: 00, OCOUT, OZERO, OSIGN, OVFLOW) 
- (CONTROL: CXOR) 
((XNOR) 
((LID) 
(OPS: ( 00 = IO XOR 11))) 
(COMMUTATIVE) 
(INPUTS: IO, 11) 
(OUTPUTS: 00, OCOUT, OZERO, OSIGN, OVFLOW) 
(CONTROL: CXNOR) 





00, OCOUT, OZERO, OSIGN, OVFLOW) 
CLID) 












































00 = IO ))) 
11) 
00, OCOUT, OZERO, OSIGN, OVFLOW) 
CRID) 
00 = I1 ))) 
IO) 
00, OCOUT, OZERO, OSIGN, OVFLOW) 
CLNOT) 
00 = NOT IO ))) 
Il) 
00, OCOUT, OZERO, OSIGN, OVFLOW) 
CRNOT) 
00 = NOT I1 ))) 
IO, I1) 
00, OCOUT, OZERO, OSIGN, OVFLOW) 
CRINHI) 
00 = IO RINHI Il))) 
IO, I1) 
00, OCOUT, OZERO, OSIGN, OVFLOW) 
CLINHI) 
00 = IO LINH! Il))) 
IO, I1) 
00, OCOUT, OZERO, OSIGN, OVFLOW) 
CRIMPL) 
00 = IO RIMPL Il))) 
IO, Il) 
00, OCOUT, OZERO, OSIGN, OVFLOW) 
CLIMPL) 
/* need to have separate control lines for ea.ch output ? * / 
PARAMETERS: GC_COMPILER_NAME, GCJNPUT_WIDTH (%w), 
GC_8TYLE 
NUM_STYLES: 3 
STYLES: ARRAY, WALLACE, ITERATIVE 
NUMJNPUTS: 2 







(INPUTS: IO, 11) 
(OUTPUTS: 00) 
(OPS: ( 00 =IO* 11;))) 
OP _CLASSES: default 
/* Divider *I 







PARAMETERS: GC_COMPILER_NAME, GCJNPUT_WIDTH (%w), 
GC_STYLE 
NUM_8TYLES: 3 
STYLES: RESTORING, NON_JlESTORING, MULTIPLICATIVE 
NUMJNPUTS: 2 
INPUTS: IO[%w], I1[%w) 
NUM_OUTPUTS: 1 
OUTPUTS: OO[%w] 










00 =IO I Il;))) 
NAME: 






















CONTROL: CLOAD, CSHL, CSHR 
NUM_ASYNC: 2 





































00 = CRIN > > 00))) 
PARAMETERS: GC_COMPILER_NAME, GCJNPUT_WIDTH (%w), GC_NUM_F'UNCTIONS, 





















CONTROL: CLOAD, CUP, CDOWN 
NUM_ASYNC: 2 






















00 = 00 + 1))) 
00) 
CD OWN) 
00 = 00 - 1))) 









GC_COMPILER_NAME, GCJNPUT_WIDTH (%w), GC_NUM_WORDS (%n) 
GC_NUM_FORTS (%p), GCJ'ORT_ATTRIBUTE_LIST, GC_ENABLE....FLAG 
NUMJNPUTS: 2 * %p 
INPUTS: &get_component_pin_nameJist(REG__FILE, INPUT, %p, %w) 
NUM_OUTPUTS: %p 
OUTPUTS: &get_component_pin_nameJist(REG__FILE, OUTPUTS, %p, %w) 
CLOCK: CLK 
NUM_CONTROL: 2 * %p 
CONTROL: &get_component_pin_nameJist(REG__FILE, CONTROL, %p, %w) 
NUM_OPERATIONS: %p 
OPERATIONS: 
/* read and write for ea.ch reg.Ji.le port * / 
ma.cro_expand ($i = 0 to %p-1) 
{ 
( ( &get_componentjunction(READ, $i)) 
(INPUTS: &get_component_pin_name(REG_FILE, INPUT, 2*$i + 1)) 
(OUTPUTS: &get_component_pin_name(REG__FILE, OUTPUT, $i)) 
(CONTROL: &get_component_pin_name(REG__FILE, CONTROL, 2*$i)) 
(OPS: /* code for read op * /)) 
( ( &get_componentJunction(WRITE, $i)) 
(INPUTS: &get_component_pin_name(REG__FILE, INPUT, 2*$i), 
&get_component_pin_name(REG_FILE, INPUT, 2*$i + 1)) 
(CONTROL: &get_component_pin....name(REG_FILE, CONTROL, 2*$i + 1)) 
(OPS: /*code for write op*/)) 
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00 = $pop(IO)))) 
































00 = $pop(IO)))) 









GC_COMPILER....NAME, GCJNPUT_WIDTH (%w), 
GC....NUM_WORDS (%n), GC_ENABLE_FLAG 
NUMJNPUTS: 3 
INPUTS: Io[%w], IAO[$log(%n)], IA_VALID[l] 
NUM_OUTPUTS: 2 
OUTPUTS: OO[%wj, OD_IlEADY[l] 
CLOCK: CLK 
NUM_CONTROL: 2 




















/*read and write operations for the memory * / 
default 
/* Interface and Miscellaneous Onqxments * / 




GC_COMPILER....NAME, GCJNPUT_WIDTH (%w), 
GCJNTERFACE_FUNCTION, GCJNTERFACE..MODE, 





















GC_COMPILER....NAME, GCJNPUT_WIDTH (%w), 
GC....NUMJNPUTS (%n), GC_FAN_OUT 
NUMJNPUTS: %n 




CONTROL: $get_component-J>inJtameJist(BUS, CONTROL, %n, %w) 
NUM_OPERATIONS: %n + 1 
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GC_COMPILER_NAME, GCJNPUT_WIDTH (%w), 









GC_COMPILER_NAME, GC_NUMJNPUTS (%n), 
GCJNPUT_WIDTH_LIST, GC_OUTPUT_WIDTH (%0) 
NUMJNPUTS: %n 












PARAMETERS: GC_COMPILER_NAME, GCJNPUT_WIDTH(%w), 




OUTPUTS: OO[%r - %1 + l] 
NUM_OPERATIONS: 1 
















GC_COMPILER_NAME, GC_CLOCK_?ERIOD, GC_CLOCKJIIGH 
1 
00[1] 
((EXTRACT)) /* left index to right index * / 




GC_COMPILER_NAME, GC_DELA Y _VALUE, GCJNPUT_WIDTH (%w) 





NUM_OPERA TIO NS: DELAY 
OPERATIONS: ({DELAY)) 
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